

5/25/00
Linda
B.

5 Patent Application of
David W. Sherrer and Gregory A. Ten Eyck
for
Single Mask Lithographic Process for Patterning Multiple Types
of Surface Features

10 **RELATED APPLICATIONS**

The present invention was previously described in abandoned provisional patent application 60/118,011 filed 02/01/99, which is hereby incorporated by reference.

0
15
1
20
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
22310
22311
22312
22313
22314
22315
22316
22317
22318
22319
22320
22321
22322
22323
22324
22325
22326
22327
22328
22329
22330
22331
22332
22333
22334
22335
22336
22337
22338
22339
22340
22341
22342
22343
22344
22345
22346
22347
22348
22349
22350
22351
22352
22353
22354
22355
22356
22357
22358
22359
22360
22361
22362
22363
22364
22365
22366
22367
22368
22369
22370
22371
22372
22373
22374
22375
22376
22377
22378
22379
22380
22381
22382
22383
22384
22385
22386
22387
22388
22389
22390
22391
22392
22393
22394
22395
22396
22397
22398
22399
223100
223101
223102
223103
223104
223105
223106
223107
223108
223109
223110
223111
223112
223113
223114
223115
223116
223117
223118
223119
223120
223121
223122
223123
223124
223125
223126
223127
223128
223129
223130
223131
223132
223133
223134
223135
223136
223137
223138
223139
223140
223141
223142
223143
223144
223145
223146
223147
223148
223149
223150
223151
223152
223153
223154
223155
223156
223157
223158
223159
223160
223161
223162
223163
223164
223165
223166
223167
223168
223169
223170
223171
223172
223173
223174
223175
223176
223177
223178
223179
223180
223181
223182
223183
223184
223185
223186
223187
223188
223189
223190
223191
223192
223193
223194
223195
223196
223197
223198
223199
223200
223201
223202
223203
223204
223205
223206
223207
223208
223209
223210
223211
223212
223213
223214
223215
223216
223217
223218
223219
223220
223221
223222
223223
223224
223225
223226
223227
223228
223229
223230
223231
223232
223233
223234
223235
223236
223237
223238
223239
223240
223241
223242
223243
223244
223245
223246
223247
223248
223249
223250
223251
223252
223253
223254
223255
223256
223257
223258
223259
223260
223261
223262
223263
223264
223265
223266
223267
223268
223269
223270
223271
223272
223273
223274
223275
223276
223277
223278
223279
223280
223281
223282
223283
223284
223285
223286
223287
223288
223289
223290
223291
223292
223293
223294
223295
223296
223297
223298
223299
2232100
2232101
2232102
2232103
2232104
2232105
2232106
2232107
2232108
2232109
2232110
2232111
2232112
2232113
2232114
2232115
2232116
2232117
2232118
2232119
2232120
2232121
2232122
2232123
2232124
2232125
2232126
2232127
2232128
2232129
2232130
2232131
2232132
2232133
2232134
2232135
2232136
2232137
2232138
2232139
2232140
2232141
2232142
2232143
2232144
2232145
2232146
2232147
2232148
2232149
2232150
2232151
2232152
2232153
2232154
2232155
2232156
2232157
2232158
2232159
2232160
2232161
2232162
2232163
2232164
2232165
2232166
2232167
2232168
2232169
2232170
2232171
2232172
2232173
2232174
2232175
2232176
2232177
2232178
2232179
2232180
2232181
2232182
2232183
2232184
2232185
2232186
2232187
2232188
2232189
2232190
2232191
2232192
2232193
2232194
2232195
2232196
2232197
2232198
2232199
2232200
2232201
2232202
2232203
2232204
2232205
2232206
2232207
2232208
2232209
2232210
2232211
2232212
2232213
2232214
2232215
2232216
2232217
2232218
2232219
2232220
2232221
2232222
2232223
2232224
2232225
2232226
2232227
2232228
2232229
22322210
22322211
22322212
22322213
22322214
22322215
22322216
22322217
22322218
22322219
22322220
22322221
22322222
22322223
22322224
22322225
22322226
22322227
22322228
22322229
223222210
223222211
223222212
223222213
223222214
223222215
223222216
223222217
223222218
223222219
223222220
223222221
223222222
223222223
223222224
223222225
223222226
223222227
223222228
223222229
2232222210
2232222211
2232222212
2232222213
2232222214
2232222215
2232222216
2232222217
2232222218
2232222219
2232222220
2232222221
2232222222
2232222223
2232222224
2232222225
2232222226
2232222227
2232222228
2232222229
22322222210
22322222211
22322222212
22322222213
22322222214
22322222215
22322222216
22322222217
22322222218
22322222219
22322222220
22322222221
22322222222
22322222223
22322222224
22322222225
22322222226
22322222227
22322222228
22322222229
223222222210
223222222211
223222222212
223222222213
223222222214
223222222215
223222222216
223222222217
223222222218
223222222219
223222222220
223222222221
223222222222
223222222223
223222222224
223222222225
223222222226
223222222227
223222222228
223222222229
2232222222210
2232222222211
2232222222212
2232222222213
2232222222214
2232222222215
2232222222216
2232222222217
2232222222218
2232222222219
2232222222220
2232222222221
2232222222222
2232222222223
2232222222224
2232222222225
2232222222226
2232222222227
2232222222228
2232222222229
22322222222210
22322222222211
22322222222212
22322222222213
22322222222214
22322222222215
22322222222216
22322222222217
22322222222218
22322222222219
22322222222220
22322222222221
22322222222222
22322222222223
22322222222224
22322222222225
22322222222226
22322222222227
22322222222228
22322222222229
223222222222210
223222222222211
223222222222212
223222222222213
223222222222214
223222222222215
223222222222216
223222222222217
223222222222218
223222222222219
223222222222220
223222222222221
223222222222222
223222222222223
223222222222224
223222222222225
223222222222226
223222222222227
223222222222228
223222222222229
2232222222222210
2232222222222211
2232222222222212
2232222222222213
2232222222222214
2232222222222215
2232222222222216
2232222222222217
2232222222222218
2232222222222219
2232222222222220
2232222222222221
2232222222222222
2232222222222223
2232222222222224
2232222222222225
2232222222222226
2232222222222227
2232222222222228
2232222222222229
22322222222222210
22322222222222211
22322222222222212
22322222222222213
22322222222222214
22322222222222215
22322222222222216
22322222222222217
22322222222222218
22322222222222219
22322222222222220
22322222222222221
22322222222222222
22322222222222223
22322222222222224
22322222222222225
22322222222222226
22322222222222227
22322222222222228
22322222222222229
223222222222222210
223222222222222211
223222222222222212
223222222222222213
223222222222222214
223222222222222215
223222222222222216
223222222222222217
223222222222222218
223222222222222219
223222222222222220
223222222222222221
223222222222222222
223222222222222223
223222222222222224
223222222222222225
223222222222222226
223222222222222227
223222222222222228
223222222222222229
2232222222222222210
2232222222222222211
2232222222222222212
2232222222222222213
2232222222222222214
2232222222222222215
2232222222222222216
2232222222222222217
2232222222222222218
2232222222222222219
2232222222222222220
2232222222222222221
2232222222222222222
2232222222222222223
2232222222222222224
2232222222222222225
2232222222222222226
2232222222222222227
2232222222222222228
2232222222222222229
22322222222222222210
22322222222222222211
22322222222222222212
22322222222222222213
22322222222222222214
22322222222222222215
22322222222222222216
22322222222222222217
22322222222222222218
22322222222222222219
22322222222222222220
22322222222222222221
22322222222222222222
22322222222222222223
22322222222222222224
22322222222222222225
22322222222222222226
22322222222222222227
22322222222222222228
22322222222222222229
223222222222222222210
223222222222222222211
223222222222222222212
223222222222222222213
223222222222222222214
223222222222222222215
223222222222222222216
223222222222222222217
223222222222222222218
223222222222222222219
223222222222222222220
223222222222222222221
223222222222222222222
223222222222222222223
223222222222222222224
223222222222222222225
223222222222222222226
223222222222222222227
223222222222222222228
223222222222222222229
2232222222222222222210
2232222222222222222211
2232222222222222222212
2232222222222222222213
2232222222222222222214
2232222222222222222215
2232222222222222222216
2232222222222222222217
2232222222222222222218
2232222222222222222219
2232222222222222222220
2232222222222222222221
2232222222222222222222
2232222222222222222223
2232222222222222222224
2232222222222222222225
2232222222222222222226
2232222222222222222227
2232222222222222222228
2232222222222222222229
22322222222222222222210
22322222222222222222211
22322222222222222222212
22322222222222222222213
22322222222222222222214
22322222222222222222215
22322222222222222222216
22322222222222222222217
22322222222222222222218
22322222222222222222219
22322222222222222222220
22322222222222222222221
22322222222222222222222
22322222222222222222223
22322222222222222222224
22322222222222222222225
22322222222222222222226
22322222222222222222227
22322222222222222222228
22322222222222222222229
223222222222222222222210
223222222222222222222211
223222222222222222222212
223222222222222222222213
223222222222222222222214
223222222222222222222215
223222222222222222222216
223222222222222222222217
223222222222222222222218
223222222222222222222219
223222222222222222222220
223222222222222222222221
223222222222222222222222
223222222222222222222223
223222222222222222222224
223222222222222222222225
223222222222222222222226
223222222222222222222227
223222222222222222222228
223222222222222222222229
2232222222222222222222210
2232222222222222222222211
2232222222222222222222212
2232222222222222222222213
2232222222222222222222214
2232222222222222222222215
2232222222222222222222216
2232222222222222222222217
2232222222222222222222218
2232222222222222222222219
2232222222222222222222220
2232222222222222222222221
2232222222222222222222222
2232222

features (e.g. grooves, pits, bumps, metal pads, edges) that are located with equal or higher accuracy.

Different features on a silicon chip are typically made using different etching and deposition techniques. For example, V-grooves are made using anisotropic chemical etches and high-aspect ratio trenches with vertical sidewalls are made using directional dry etching techniques such as reactive ion etching. The same single mask cannot be used for both processes because chemical etching will occur in areas to be dry-etched, and dry etching will occur in areas to be chemically etched. A different mask must be applied for each etching technique. This presents a problem in manufacturing certain microoptical devices because aligning a new mask to a feature present on a wafer is time-consuming and relatively inaccurate. If a new mask is applied for every kind of feature to be rendered in the wafer, the features will not be accurately located with respect to one another. This ultimately produces poor alignment tolerance between microoptical components in a microoptical device.

What is needed is a method for manufacturing many different kinds of mechanical features on a wafer using a single masking step so that the features are accurately located.

US Patent 4,863,560 to Hawkins discloses a method for forming different anisotropically etched features in a silicon substrate using several different masks. Alignment and masking steps are not required between etching steps. However, the method of Hawkins does require that successive masks are aligned to one another, and this is a source of misalignment. Masks cannot be aligned accurately to one another to meet the alignment tolerances required of microoptical devices.

US Patent 5,738,757 to Burns et al. discloses a method for multi-depth silicon etching where the mask has many layers of different materials such as silicon dioxide and silicon nitride. The masking layers are removed one at a time, and the different regions of the wafer are exposed to etch at different steps in the manufacturing process. Areas of the wafer exposed at the beginning of the process are etched deeply; areas exposed late in the process are etched only slightly. A disadvantage of the method of Burns et al. is that different etching techniques cannot be totally isolated to different etched regions on the wafer. According to the method of Burns et al., once a region is exposed, there is no way to re-mask it so that it is not affected by subsequent etching steps.

US Patent 4,692,998 to Armstrong et al. discloses a single mask technique for making PIN diodes and similar semiconductor devices.

US Patent 4,004,341 to Tung discloses a method for making high-speed field effect transistors where a trench structure is defined by chromium band that acts as a mask. The method of Tung cannot be used to make a wide variety of micromechanical structures using different etch techniques.

US Patent 4,810,557 to Blonder discloses a method for making a groove in <100> silicon that has a wide portion and a narrow portion. Blonder uses two masking layers to selectively expose the wide portion before exposing the narrow portion, which requires less etching time. In a final step, both wide and narrow portions are exposed and the entire groove is completed in the same etching step. The method of Blonder cannot be used with dissimilar etching techniques and cannot be used to

accurately locate a V-groove with respect to features etched by other techniques, or to metallization patterns.

There is a need in the art of micromachining and microoptical device manufacturing for a method of making a variety of mechanical and electrical features on a substrate using a single masking step. This will assure that features are accurately aligned to one another.

10 OBJECTS AND ADVANTAGES OF THE INVENTION

Accordingly, it is a primary object of the present invention to provide a method for making micromachined devices that:

1) uses a single masking step to locate different mechanical and electrical features and fiducial features;

2) is compatible with silicon micromachining;

3) can be used to make a variety of micromachined optical, electrical, and mechanical devices.

These and other objects and advantages will be apparent upon reading the following description and accompanying drawings.

25 SUMMARY OF THE INVENTION

These objects and advantages are attained by the present method for fabricating accurately located etched features on a semiconductor substrate. In a first step, a semiconductor substrate with a dielectric layer on a top surface is provided. Then, a patterned metal layer is formed on the dielectric layer. The patterned metal layer can be made using conventional lift-off techniques or masking and etching. Then, a patterned resist layer is formed on the dielectric layer and patterned metal layer. The resist layer is patterned so that

edges of the resist are located on top of the metal patterns. This assures that of the dielectric are exposed and areas of the patterned metal layer are exposed. Next, areas of the dielectric not covered by the resist or metal are etched away (e.g. by a dry etch process). Then, exposed areas of the semiconductor substrate are etched. The etched areas of the semiconductor substrate are accurately aligned with respect to the original metal pattern.

Preferably, the semiconductor substrate is made of silicon, but it can also be made of GaAs, germanium or other etchable semiconductors. Anisotropically etchable semiconductors are preferred. Preferably, the dielectric layer is silicon dioxide, but other dielectric layers such as silicon nitride and silicon carbide can also be used.

The patterned metal layer can be made of chromium, gold, titanium, platinum, aluminum, silver, nickel, tungsten, copper or tantalum. Chromium is particularly preferred. Also, the patterned metal layer can comprise several layered metals. Examples include an adhesion layer (titanium or tungsten), a diffusion barrier (nickel or platinum) and a contact layer (gold).

The dielectric layer is preferably etched using dry directional etching such as reactive ion etching. Other suitable directional dry etching techniques are known. Also, the dielectric layer can be etched using wet etches such as fluoride-based wet etches.

The semiconductor substrate can be etched using anisotropic wet etching techniques or dry etching techniques.

In a preferred embodiment, the patterned metal layer comprises a ring shape that encloses the area to be etched. The patterned resist layer does not cover the interior of the ring in this embodiment.

5

The present invention also includes embodiments where the process is repeated for different regions on the semiconductor substrate. Each region etched is defined by the metal pattern. Between process steps, the resist layer should be removed and 10 reapplied. Alternatively, resist is removed from selected areas and not reapplied.

15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

Also, the patterned metal layer can comprise a U-shape pattern or any other pattern that can serve to provide a edge that defines an etch sidewall. The metal pattern does not need to be in the shape of a ring.

Also, the present invention includes an apparatus made according to the method of the present invention. The apparatus of the present invention includes a semiconductor substrate with an etched pit. The etched pit has sidewalls. A dielectric layer is disposed on the semiconductor substrate. The dielectric layer has a hole with sidewalls and the hole is aligned with the etched pit. The sidewalls of the dielectric layer are aligned with the sidewalls of the etched pit. The apparatus also has a patterned metal layer disposed on the dielectric layer adjacent to the hole in the dielectric. The metal layer has edges and the metal edges are aligned with the sidewalls of the dielectric hole and the sidewalls of the semiconductor etched pit.

In one embodiment, the metal layer has damaged portions (damage resulting from exposure to etchants used to etch the semiconductor pit and/or the hole in the dielectric layer).

5 The damaged portions are located adjacent to the dielectric sidewalls and semiconductor sidewalls. The metal layer also necessarily has undamaged portions (i.e. portions that have not been exposed to etchants used to etch the dielectric layer and semiconductor pit). The dielectric layer is unetched in areas adjacent to the undamaged portions of the patterned metal layer.

10 The damaged portions of the patterned metal layer can be damaged by exposure to an etching process that formed the semiconductor etched pit. Different etching processes damage metals in different ways. Some metals may not be damaged by exposure to the etching processes. Other metals may only be affected on the surface.

15 In preferred embodiment, the semiconductor is silicon and the etched pit is an anisotropically etched pit (e.g. made by exposure to EDP or KOH). The semiconductor etched pit can also be a directionally dry etched pit.

20 DESCRIPTION OF THE FIGURES

Fig. 1 shows an exemplary device can be made according to the present invention.

25 Figs. 2A-2H illustrate a preferred method of the present invention.

Fig. 3 shows a closeup of a pit etched according to the present invention. The pit has several unique features.

30 Fig. 4 shows an alternative embodiment where some sidewalls are accurately located by patterned metal, and some sidewalls are inaccurately located with the dielectric.

Fig. 5 shows a side view of the submount of Fig. 4.

Fig. 6 shows the submount of Fig. 5 after anisotropic wet etching.

Fig. 7 shows a embodiment that uses a U-shaped patterned metal layer.

5 Figs. 8A-F illustrate an embodiment of the present invention where the method is repeated to provide several accurately aligned etched features made by different etching processes.

Figs. 9A-E illustrates an embodiment of the present invention where dry-etched and wet-etched features are located using the same single mask.

10

DETAILED DESCRIPTION

The present invention provides a single mask method for manufacturing mechanical and electrical features on a substrate. Because a single mask is used to define the locations of the features, the features are accurately located with respect to one another. This is particularly beneficial in microoptical applications. In the present method, a patterned metal layer determines the exact locations of mechanical and electrical features. The metal patterns divide the substrate into various regions to be processed in various ways (e.g. dry etched, chemically etched). Subsequent masking steps determine which regions are exposed during various processes. In this way, the metal pattern defined by the first mask determines the precise locations of etched regions, and subsequent masking steps determine which regions are etched during a given etching step.

20 Fig. 1 shows a silicon microoptic submount 20 that can be made according to the method of the present invention. The submount 20 comprises a silicon substrate 22 with an anisotropically etched V-groove 24. The V-groove can hold an optical fiber (not shown) in a precise location. The substrate also has an etched pit 26 that can hold a ball lens, filter or other

optical device (not shown). The pit can be etched by dry or wet anisotropic etching techniques. Also, the substrate has metal pads 28 for receiving an active optoelectronic (OE) device (not shown) and providing electrical connections for the active OE device. Reflow soldering techniques can be used to accurately locate the OE device on the metal pads 28.

In a preferred use of the submount of **Fig. 1**, an optical fiber, ball lens and active OE device are mounted in the V-groove, pit and metal pads, respectively. The fiber and OE device are coupled through the ball lens. Precise positioning of the V-groove 24, pit 26 and pads 28 provides precise alignment for the fiber, ball lens and OE device.

In the method of the present invention, positions of the V-groove 24, pit 26 and metal pads 28 are determine by a single mask. This assures that alignment between these features is precise.

Figs. 2A-2H illustrate a preferred method of the present invention.

Fig. 2A shows a first step of the present method where a silicon substrate 30 having a dielectric layer 32 is provided. Preferably, the dielectric layer is silicon dioxide as shown, but other materials such as silicon nitride or silicon carbide can also be used. Preferably, the dielectric layer is for example less than 5 microns, or less than 1 micron. Silicon nitride may be preferred for its high resistance to certain silicon wet anisotropic etchants such as KOH.

Next, In **Fig. 2B**, a metal layer is deposited and patterned to form metal patterns 34 comprising metal pad 34a and a metal ring 34b. The metal patterns 34 can be patterned using a lift-

off technique, or deposited under a patterned resist layer and etched. Both techniques are well known in the art. In either case, the metal patterns 34 must be formed using the same single mask. The metal patterns 34 determine the precise 5 locations of features subsequently formed into and on the substrate 30.

10 **Fig. 2C** shows a top view of the metal patterns 34 after patterning. **Fig. 2B** is a cross sectional view along line 38. Metal ring 34b encloses an area of the substrate, metal pad 34a does not. The metal ring 34b has an interior 37. The metal ring has a width 33.

15 **Figs. 2D and 2E** show the next step according to the present invention. Here, a resist layer 40 is patterned so that an edge 42 of the resist layer 40 is located on top of the metal ring 34b. Metal ring 34b is partially covered and has exposed portions 35. Metal pad 34a is completely covered and protected by the resist. It is important to note that the dielectric 20 layer 32 is only exposed within the area enclosed by the metal ring 34b (i.e., interior 37). The exposed area of the dielectric layer is defined by the edge of the metal ring. The resist 40 can be one of many different known photoresist materials such as PMMA or other organic resist materials. 25 Also, the resist material 40 can comprise a dielectric material different from the dielectric layer 32 (e.g. silicon nitride can be used for the resist if silicon dioxide is used for the dielectric layer 32).

30 The width 33 of the metal ring must be at least as wide as the accuracy of locating the edges 42 of the resist layer 40. Generally, the metal patterns should be at least 5 microns wide. More preferably, the metal patterns are much, much wider. Metal patterns can be 100, 500, or even 1000 microns

wide so that mask alignment for subsequent resist layers is noncritical. It is noted that for some processes, it may be desirable to make the metal patterned relatively wide. Also, for some devices or processes, it may be necessary to make the 5 metal patterns relatively narrow.

10 Next, in **Fig. 2F**, a directional etch (preferably a dry etch) is used to completely remove the dielectric layer from the exposed area within the metal ring **34b** so that the dielectric 15 layer has a hole **41**. An inside metal edge **44** of the metal ring **34b** accurately determines where the dielectric layer is removed. Of course, the metal and resist must be relatively 20 resistant to the etching process, and the dielectric layer must be susceptible to the directional etching process. 25 Preferably, the reactive ion etching is used to remove the dielectric layer.

30 Next, in **Fig. 2G**, the silicon substrate **30** is etched to form a desired mechanical feature within the metal ring **34b**. The dielectric layer acts as a mask during this step. In a specific embodiment, the exposed silicon is etched with an anisotropic wet etch such as EDP or KOH as is known in the art. The silicon etching step may damage the metal ring **34b**. 35 Damage to the metal ring does not necessarily adversely affect the micromachining of the silicon. Of course, the resist should also be relatively resistant to the silicon etch if covered metal pads **34a** are to be protected. Alternatively, the resist **40** is removed before the silicon substrate **30** is etched.

30 Finally, in **Fig. 2H**, the resist **40** is removed. The present method provides that sidewalls **50** of the etched pit **48** are extremely accurately aligned with respect to the metal pad **34a**. For example, distance **52** is extremely accurate because it

is defined by a single mask step. Metal pad **34a** can be used as an electrical contact for an optoelectronic device. Optionally, the metal ring **34b** can be removed, but this requires another masking step in order to protect the metal pad **34a**.
5

The present invention is particularly well suited for making microoptoelectrical devices that have metal contact pads accurately positioned with respect to micromachined features.
10 The original metal patterns **34** used to define the locations of etched pits can also be used for electrical contacts.

There are many material and etch combinations that can be used within the scope of the present invention. The substrate is preferably made of silicon, but other semiconductor materials such as gallium arsenide or germanium can also be used. Particularly preferred are semiconductors that can be anisotropically etched because anisotropic etching provides particularly useful alignment features for microoptical devices.
15
20

As noted, the dielectric layer **32** is preferably silicon dioxide, silicon nitride or silicon carbide. However, other dielectric layers can be used such as polysilicon or diamond-like carbon. Of course, polysilicon generally cannot be used in combination with silicon substrates because the dielectric layer must be resistant to etches that attack the substrate material. Many suitable material combinations for the substrate and dielectric layer are described in the literature
25
30 and are known in the art.

The metal patterns must be resistant to the directional etching process that attacks the dielectric layer. In a preferred embodiment, the metal patterns comprise chromium or

gold because chromium and gold are often more resistant than other metals to reactive ion etching. Specifically, chromium and gold are sufficiently resistant to fluorine-based RIE to be useful in combination with a silicon dioxide dielectric 5 layer (silicon dioxide can be readily etched using fluorine based RIE). Other metals possibly useful for the metal patterns include nickel, titanium, platinum, aluminum, silver, and tantalum. These metals are often resistant to directional etching processes. However, suitability of a metal material in 10 a particular directional etching process may need to be determined empirically. Also, metals resistant to particular directional etching processes are known in the art.

15 It is noted that the metal patterns may comprise 2, 3, or more different metal layers (e.g. Ti-Pt-Au or Cr-Ni-Au). Layered metal contact pads are commonly used in the microelectronics art and are well known.

20 The resist layer used is preferably a conventional photoresist such as PMMA. The resist can be positive or negative resist as is known in the art. Of course, the resist must be sufficiently thick and etch resistant to protect the dielectric layer and metal patterns in covered areas. In some 25 embodiments it is preferable to use electrodeposited photoresist because it can be deposited conformally over nonplanar surfaces. Many useful resist materials are known in the art.

30 **Fig. 3** shows a closeup view of the metal ring 34b and etched pit 48 of the device shown in **Fig. 2H**. The metal ring 34b has damaged surfaces on inner portions 54 where the metal was exposed to the dielectric layer etch (e.g. a directional dry etch) and the silicon substrate etch (e.g. a wet anisotropic etch). The damage to the metal ring can include metal removal,

surface roughening, pitting, or other kinds of surface modification. The damaged inner portions 54 are generally the same as the exposed portions 35 shown in **Fig. 2E**. Outer portions 56 where the metal was covered by the resist are relatively undamaged. The presence of both damaged and undamaged areas on the metal ring indicates that the resist layer edge was located on top of the metal ring at the boundary of the damaged and undamaged areas. Metal pads or rings having both damaged and undamaged areas is a distinctive feature of the present invention. In preferred embodiments, the damaged areas are located on the inner portions of metal rings.

In any embodiment where micromachined features are located within the metal ring, the damage will be located on inner portions 54 of the ring. More generally, the damaged areas of the patterned metal layer are always located adjacent to etched substrate features.

Another distinguishing feature of the present invention is that metal ring sidewalls 58 are aligned essentially perfectly with dielectric layer sidewalls 60 and etched pit sidewalls 62. All these sidewalls are aligned essentially perfectly because they are all defined by the same masking step that first defined the patterned metal ring sidewalls 58.

Figs. 4 and 5 illustrate an alternative method of the present invention. **Fig. 4** shows a top view before the silicon substrate is etched, but after the dielectric layer 32 is etched. **Fig. 5** shows a cross-sectional view cut along line 71. Metal rectangles 64 form an incomplete ring. The metal rectangles are disposed on top of the dielectric layer (SiO₂). The dielectric layer has a hole 68 where silicon is exposed. In this embodiment, the metal rectangles 64 define edges 70

that are accurately located with respect to other metal patterns (not shown) on the submount. Edges 72 defined by only the dielectric layer are not accurately located with respect to the metal rectangles 64 because they are determined by resist. The edges 72 defined by the dielectric layer are located by the resist mask.

Fig. 6 shows a micromachined pit that can be made with the metal patterns and dielectric pattern shown in **Figs. 4** and **5**. Sidewall 76 is accurately located because it is defined by the metal rectangle 64. Sidewall 78 is not accurately located because it is defined by the resist pattern that was used during the direction dry etch to remove the dielectric layer. Even though some sidewalls (e.g. sidewall 78) are not accurately located, using metal patterns that do not define a complete ring is quite useful. Often in microoptic applications, only one or two accurately located sidewalls are required.

Fig. 7 shows a particularly useful embodiment of the present invention where a metal pattern 80 is U-shaped. In this embodiment, 3 edges 81a-c are accurately located by the metal pattern. Dielectric edge 84 is not accurately located.

It is noted that the semiconductor substrate can be etched using many different kinds of etching techniques including dry directional etching and wet anisotropic or isotropic etching. Generally, the semiconductor material can be etched by any technique for which the dielectric material can function as a mask.

Figs. 8A-F illustrates a particularly useful embodiment of the invention where different areas of semiconductor substrate are etched to different depths.

5 **Fig. 8A** shows a top view of a metal pattern that has a small metal ring 100 and a large metal ring 102. The metal rings are disposed on a silicon dioxide layer on top of a <100> single crystal silicon substrate. The following Figs. 8B-8G Are cross sectional views cut along line 104.

10 **Fig. 8B** shows a side view of the metal rings 100, 102.

15 In **Fig. 8C**, resist 105 is applied and patterned to expose the interior of the large metal ring 102. An edge 103 of the resist is located on top of the large metal ring 102. The dielectric 32 is etched using a directional dry etch, forming a hole 106. Inner edges 86 of the large metal ring 102 define the edges of the dielectric hole 106.

20 Next, in **Fig. 8D**, the resist is removed and the exposed substrate is etched with KOH, EDP or a similar anisotropic wet etch for silicon. In the particular embodiment shown, the silicon is not etched completely to form a V-groove. The etched pit has a flat bottom 108. The dielectric 32 acts as a mask for the wet etching.

25 Next, in **Fig. 8E**, new resist 107 is reapplied and a hole is opened in the new resist to expose the dielectric surface within the small metal ring. It may be preferable to use electrodeposited resist in this step because it can be deposited conformally. Directional dry etching is then used to form a hole 109 in the dielectric 32 and expose the silicon 30 substrate.

Finally, in **Fig. 8F**, the new resist 107 is removed, and the silicon substrate is anisotropically wet etched within both the small and large metal rings to form a small V-groove 120

and a large V-groove 122. Both the large V-groove and small V-groove are accurately located and have an accurately determined depth.

5 **Figs. 9A-9E** illustrates an alternative method. Here, the silicon dioxide and silicon within the small metal ring 100 is etched using a directional dry etch to form a vertical pit 110. The vertical pit has sidewalls 112.

10 **Fig. 9B** shows the next step where resist is applied and removed from an area defined by the large metal ring 102.

In **Fig. 9C**, the dielectric layer 32 is removed from within the large metal ring using a directional dry etch. In **Fig. 9D**, the silicon is etched using a wet anisotropic etch to form a large V-groove 115. **Fig. 9E** shows the final result. Since the vertical pit 110 and the large V-groove 115 are both located using the same single mask, they are accurately aligned to one another. The dry etched hole 110 is accurately aligned with the large V-groove 115.

20 The present invention provides a powerful method for manufacturing a variety of mechanical features in a silicon substrate that are accurately aligned. The features can be made by very dissimilar etching techniques, but are accurately located because they are defined by the same mask that patterns the metal layer. For each feature type (e.g. wet-etched, dry etched), a relatively inaccurate patterned resist layer is applied on the metal layer and dielectric layer. The edges of the resist layer are located on top of the patterned metal layer.

25 30 The present invention is particularly well suited for making submounts for optoelectronic devices that must be aligned with

microoptical components. This is because the metal patterns are accurately aligned and can be used for both electrical connections to the OE device and to define areas that are to be etched. The submount shown in **Fig. 1** is a good example of a 5 submount for OE devices that can be made according to the present method.

It will be clear to one skilled in the art that the above embodiment may be altered in many ways without departing from 10 the scope of the invention. Accordingly, the scope of the invention should be determined by the following claims and their legal equivalents.